

### General Description

The SY20725 is an efficient, precise low-dropout (LDO) regulator designed for high input voltage and ultra-low quiescent current applications.

The SY20725 provides adjustable output voltage with  $\pm 2\%$  accuracy and very low dropout (300mV at 300mA). It also features optimized internal compensation, overcurrent protection, and thermal shutdown for stable operation when using low-ESR ceramic or tantalum capacitors.

The device can be enabled by driving the EN pin above the  $V_{EN,H}$  threshold (1.5V) and disabled by driving EN below  $V_{EN,L}$  (0.4V).

Only the divider resistors, input capacitor, and output capacitor need to be selected for the targeted application.

SY20725 is available in a compact SOT23-5 package.

### Features

- Wide Input Voltage Range: 4V to 40V
- Low Dropout Voltage (300mV at 300mA)
- Low Quiescent Current (10 $\mu$ A max)
- Very Low Shutdown Current (1.25 $\mu$ A max)
- Stable with Tantalum or Ceramic Capacitors
- Excellent Load and Line Regulation
- $\pm 2\%$  0.6V Reference Accuracy
- 300mA Maximum Load Current
- Enable Control Input
- Overcurrent Protection
- Thermal Shutdown
- Compact SOT23-5 Package

### Applications

- Battery-Powered Applications
- Automotive Applications
- Gateway Applications
- Remote Keyless Entry Systems
- SMPS Post-Regulator/ DC-DC Modules

### Typical Application




Figure 1. Schematic diagram





Figure 2. Dropout characteristics

## Ordering Information

Ordering Part Number	Package Type	Details
SY20725AAC	SOT23-5 RoHS-Compliant and Halogen-Free	<b>YSxyz</b>

*x = year code, y = week code, z = lot number code*

## Pinout (top view)



## Pin Description

Pin No.	Pin Name	Pin Description
1	IN	IC power supply input. Bypass this pin to the Ground pin with a capacitor.
2	GND	Ground pin
3	EN	Enable pin. Pull low to shut down or pull high to enable; do not leave floating.
4	ADJ	Output voltage adjust pin. Feed the output voltage back through the resistor voltage divider network. $V_{OUT} = 0.6 \times (1 + R1 / R2)$
5	OUT	Output pin. Bypass this pin to the Ground pin with a low-ESR ceramic capacitor.

## Block Diagram




Figure 3. Block diagram

## Absolute Maximum Ratings

Parameter (Note 1)	Min	Max	Unit
IN to GND	-0.3	40	V
OUT, EN, ADJ to GND	-0.3	0.3+V <sub>IN</sub>	
Lead Temperature (Soldering, 10 sec.)		260	°C
Junction Temperature, Operating	-40	150	
Storage Temperature	-65	150	

## Thermal Information

Parameter (Note 2)	Typ	Unit
$\theta_{JA}$ Junction-to-Ambient Thermal Resistance	45	°C/W
$\theta_{JC}$ Junction-to-Case Thermal Resistance	22.5	

## Recommended Operating Conditions

Parameter (Note 3)	Min	Max	Unit
IN	0	72	V
Output Voltage	0	72	
Output Current	0	18	
Junction Temperature	-40	125	°C

**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:** I<sub>RTN</sub> = 0 for V<sub>RTN</sub> > 80V.

**Note 3:** Do not apply voltage to this pin.

**Note 4:** JESD 51-2, -5, -7, -8, -14 standard.


## Electrical Characteristics

( $V_{IN} = 12V$ ,  $V_{EN} = V_{IN}$ ,  $T_A = 25^\circ C$  unless otherwise specified)


Parameter	Symbol	Test Conditions	Min	Typical	Max	Unit
Input Voltage	$V_{IN}$	$I_{OUT} = 10mA$	4		40	V
Reference Voltage	$V_{REF}$	$V_{IN} = 12V$ , $I_O = 10mA$	588	600	612	mV
Line Regulation	$\Delta V_{LNR}$	$V_{IN} = (V_{OUT} + 0.3V)$ to 40V, $I_O = 10mA$		1		mV/V
Load Regulation	$\Delta V_{LDR}$	$I_O = 10mA$ to 300mA		0.25	1	%
Dropout Voltage	$V_{IN}-V_{OUT}$	$I_O = 10mA$		10		mV
		$I_O = 150mA$		150		mV
		$I_O = 300mA$		300		mV
Quiescent Current	$I_Q$	No Load		7	10	$\mu A$
Shutdown Current	$I_{SHDN}$	$V_{EN} = 0V$ , $V_{IN} = 24V$			1.25	$\mu A$
Output Current	$I_O$	$V_{IN} = V_{OUT}+0.6V$	0		300	mA
Output Current limit	$I_{LIM}$	$V_{IN} = 6V$ , $V_{OUT} = 0.9 \times V_{OUT}$ (normal)	350		750	mA
Power-Supply Rejection Ratio	PSRR	$f = 1kHz$ , $C_{OUT} = 10\mu F$		60		dB
		$f = 150kHz$ , $C_{OUT} = 10\mu F$		30		dB
Input UVLO Threshold	$V_{UVLO}$	$V_{IN}$ rising			3.8	V
UVLO Hysteresis	$V_{UVLO\_th}$			0.2		V
Shutdown Discharge Resistance	$R_{DIS}$			600		$\Omega$
Enable Input Logic-High Voltage	$V_{EN\_H}$	$V_{IN} = 5V$ to 40V	1.5			V
Enable Input Logic-Low Voltage	$V_{EN\_L}$	$V_{IN} = 5V$ to 40V			0.4	V
Thermal Shutdown Temperature	$T_{SD}$			150		$^\circ C$
Thermal Shutdown hysteresis	$T_{HYS}$			20		$^\circ C$

**Typical Performance Characteristics**


Dropout Characteristics




Dropout Voltage vs. Load Current




Load Regulation



Line Regulation




Load Transient  
( $V_{IN}=7.4\text{V}$ ,  $V_{OUT}=5\text{V}$ ,  $I_{OUT}=0\sim 150\text{mA}$ )




Time (100 $\mu\text{s}$ /div)


Load Transient  
( $V_{IN}=7.4\text{V}$ ,  $V_{OUT}=5\text{V}$ ,  $I_{OUT}=30\sim 300\text{mA}$ )




Time (100 $\mu\text{s}$ /div)




Time (2ms/div)



Time (2ms/div)



Time (800 $\mu$ s/div)



Time (100 $\mu$ s/div)


## Application Information

The SY20725 is a 300mA linear regulator with a low dropout voltage. The SY20725 is highly integrated, so only the divider resistors, input capacitor, and output capacitor need to be selected for the targeted application specifications.

### Feedback Resistor-Divider R1 and R2

Select R1 and R2 to program the proper output voltage. To minimize power consumption under light loads, select large resistance values (between 10kΩ and 1MΩ) for both R1 and R2. Given  $V_{OUT} = 3.3V$  and  $R1 = 100k\Omega$ , then R2 can be calculated as 22.2kΩ using the following equation:

$$R2 = \frac{0.6V}{V_{OUT} - 0.6V} \times R1$$



With a calculated value of 22.2kΩ for R2, a standard 1% 22.1kΩ resistor is selected.

### Input Capacitor C<sub>IN</sub>

For the best performance, select a typical X5R or better grade ceramic capacitor with a 10V rating, and greater than 2.2μF capacitance. The capacitor should be placed as close as possible to the device, while also minimizing the loop area formed by C<sub>IN</sub> and the IN/GND pins. When selecting an input capacitor, ensure that its voltage rating is at least 20% greater than the maximum voltage of the input supply. X5R or X7R dielectric types are the most often selected due to their small size, low cost, surge current capability, and high RMS current rating over a wide temperature and voltage range.

In situations where the input rail is supplied through long wires, it is recommended to add some bulk capacitance like electrolytic, tantalum or polymer type capacitors to reduce the overshoot and ringing caused by the added parasitic inductance.

Consider the RMS current rating of the input capacitor, paralleling additional capacitors if required to meet the calculated RMS ripple current.

### Output Capacitor C<sub>OUT</sub>

For transient stability, the SY20725 is designed specifically to work with small ceramic capacitors. A 2.2μF output capacitor can be used in this application, but higher capacitance values help to improve transient stability. Using a low ESR capacitor is important because it forms a zero to provide phase lead, which is required for loop stability.

### Dropout Voltage

The SY20725 has a very low dropout voltage due to the low R<sub>DS(ON)</sub> of the main PMOS, which determines the lowest usable supply.

$$V_{DROPOUT} = V_{IN} - V_{OUT} = R_{DS(ON)} \times I_{OUT}$$

### Overcurrent and Short-Circuit Protection

The SY20725 includes overcurrent and short-circuit protection. The current limitation circuit regulates the output current to its limit threshold to protect the IC from damage. Under an overcurrent or short-circuit condition, the power loss of the IC is relatively high, which may also trigger thermal protection.

### Thermal Considerations

The SY20725 can deliver a current of up to 300mA over the full operating junction temperature range. However, the maximum output current must be derated at higher ambient temperatures to ensure the junction temperature does not exceed 125°C. For all possible conditions, the junction temperature must be within the range specified under operating conditions. Power dissipation can be calculated based on the output current and the voltage drop across the regulator, as follows:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$


The final operating junction temperature for any set of conditions can be estimated by the following thermal equation:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$


Where  $T_{J(MAX)}$  is the maximum junction temperature of the die (125°C), and  $T_A$  is the maximum ambient temperature. The junction-to-ambient thermal resistance ( $\theta_{JA}$ ) footprint is 170°C/W for the SOT23-5 package.

### Load-Transient Considerations

The SY20725 integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a small ceramic capacitor in parallel with R1 may further speed up the load-transient responses, and is thus recommended for applications with large load-transient step requirements.



### Application Schematic (V<sub>OUT</sub> = 5V)



### BOM List

Reference Designator	Description	Part Number	Manufacturer
C2, C3	CHIP CAP X7R 2.2µF ±10% 50V 1206	C3216X7R1H225K	TDK
C4	CHIP CAP C0G 47pF ±5% 50V 0603	C1608C0G1H680J	TDK
R1	100kΩ ±1% 0.1W 0603	RC0603FR-07100KL	YAGEO
R2	13.7kΩ ±1% 0.1W 0603	RC0603FR-0713K7L	YAGEO
R3	1MΩ ±1% 0.1W 0603	RC0603FR-071ML	YAGEO

## Layout Design

Good PCB layout practices must be followed to prevent ground loops and voltage drops from inducing instability. Additionally, increased PCB copper area can improve thermal performance.

The input and output capacitors **MUST** be directly connected to the input, output, and ground pins of the

device using traces that have no other currents flowing through them. The best way to do this is to place  $C_{IN}$  and  $C_{OUT}$  near the device with short traces to the  $V_{IN}$ ,  $V_{OUT}$ , and ground pins. The regulator ground pin should be connected to the external circuit ground so that the regulator and its capacitors have a single-point ground.








Figure 4. Recommended PCB layout

SOT23-5 package outline



Recommended Pad Layout




**Note:** All dimensions are in millimeters and exclude mold flash and metal burr.


**Taping and Reel Specification**

**Taping orientation**

**SOT23-5**



**Carrier tape and reel specification for packages**



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SOT23-5	8	4	7"	280	160	3000

**Others: NA**



## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Apr .22, 2023	Revision 1.0	Upgrade the version code to Rev1.0 for Production Release. (No change in Specification.)
Mar.21, 2016	Revision 0.9	Initial Release

**IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

© 2019 Silergy Corp.

**All Rights Reserved.**