

# **Application Note: SY8003C**

## High Efficiency 5.5V, 3A Continuous, 3MHz **Synchronous Step Down Regulator**


## **General Description**

The SY8003C is high-efficiency, high frequency synchronous step-down DC/DC regulator capable of delivering up to 3A output current. The SY8003C operates over a wide input voltage range from 2.7V to 5.5V and integrate main switch and synchronous switch with very low R<sub>DS(ON)</sub> to minimize the conduction loss.

Low output voltage ripple and small external inductor and capacitor sizes are achieved with greater than 3MHz switching frequency.

SY8003C integrates reliable short circuit and overvoltage protection.

### **Ordering Information**



Ordering Number	Package type	Note
SY8003CDFC	DFN2×2-8	

### **Features**

- Low R<sub>DS(ON)</sub> for Internal Switches  $(Top/Bottom):110m\Omega/80m\Omega$
- 3A Continuous Load Current Capability
- 2.7-5.5V Input Voltage Range
- High Switching Frequency Minimizes the External Components: 3MHz
- Internal Soft-start Limits the Inrush Current
- Hic-cup Mode Protection
- 100% Dropout Operation
- RoHS Compliant and Halogen Free
- Compact Package: DFN2×2-8.

## **Applications**

- LCD TV
- Set Top Box
- Net PC
- Mini-Notebook PC
- Access Point Router

## **Typical Applications**





Figure 1. Schematic Diagram




Efficiency vs. Load Current

Figure 2. Efficiency vs. Load Current



# Pinout (top view)



Part Number	Package type	Top Mark <sup>©</sup>
SY8003CDFC	DFN2×2-8	VBxyz

Note ①: x = year code, y = week code, z = lot number code.

Pin Name	Pin Number	Pin Description				
EN	7	Enable control. Pull high to turn on. Do not float.				
PGND 4/Exposed Paddle		Power ground pin.				
SGND	8	Signal ground pin.				
LX	6	Inductor pin. Connect this pin to the switching node of inductor.				
IN	3	Power input pin. Decouple this pin to GND pin with at least a10 µF ceramic cap.				
PG 2		Power good indicator(open drain output). Low if the output < 90% of regulation voltage or >120% regulation voltage; High otherwise. Connect a pull-up resistor to the input.				
FB	1	Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.6\times(1+R_1/R_2)$ .				
NC	5	No connection.				



# **Block Diagram**




Figure 3. Block Diagram

Absolute Maximum Ratings (Note 1)	_
Supply Input Voltage, LX	6.0V
Enable, FB Voltage	6.0V
Power Dissipation, $P_D$ @ $T_A = 25$ °C DFN2×2-8	
Package Thermal Resistance (Note 2)	
θ JA	120 °C/W
θ ис	8.2 ℃/W
Junction Temperature Range	150 ℃
Lead Temperature (Soldering, 10 sec.)	260 ℃
Storage Temperature Range	
<b>Recommended Operating Conditions</b> (Note 3)	
Supply Input Voltage	2.7V to 5.5V
Enable, FB Voltage	V <sub>IN</sub> +0.3V
Junction Temperature Range	
Ambient Temperature Range	



### **Electrical Characteristics**

 $(V_{IN} = 5V, V_{OUT} = 2.5V, L = 2.2 \mu H, C_{OUT} = 22 \mu F, T_A = 25 \, \degree C$ , unless otherwise specified)

Parameter	Symbol	<b>Test Conditions</b>	Min	Тур	Max	Unit
Input Voltage Range	V <sub>IN</sub>		2.7		5.5	V
Quiescent Current	$I_Q$	$I_{OUT}=0, V_{FB}=V_{REF}\times 105\%$		55		μΑ
Shutdown Current	I <sub>SHDN</sub>	EN=0		0.1	1	μΑ
Feedback Reference Voltage	$V_{REF}$		0.588	0.6	0.612	V
PFET RON	R <sub>DS(ON)</sub> ,P			110		m $\Omega$
NFET RON	R <sub>DS(ON)</sub> ,N			80		mΩ
PFET Current Limit	$I_{LIM}$		3.5			A
EN Rising Threshold	V <sub>ENH</sub>		1.5			V
EN Falling Threshold	V <sub>ENL</sub>				0.4	V
Input UVLO Threshold	$V_{\rm UVLO}$				2.65	V
UVLO Hysteresis	V <sub>HYS</sub>			0.2		V
Oscillator Frequency	Fosc	I <sub>OUT</sub> =500mA		3		MHz
PG High Delay Time				0.1	1	μs
PG Rising Threshold	$V_{\rm FB,HV}$			0.54		V
PG Under Voltage Threshold	$V_{FB,LV}$			0.54		V
PG Under Voltage Delay Time				20		μs
PG Over Voltage Threshold	$V_{FB,OV}$		0.69	0.72	0.75	V
Over Voltage Protection Threshold	V <sub>OVP</sub>		0.69	0.72	0.75	V
Over Voltage Deglitch Timeout	t <sub>OV</sub>		10	20	30	μs
Short Circuit Protection Delay Time	t <sub>DELAY-SC</sub>			20		μs
Min ON Time				75		ns
Max Duty Cycle			100			%
Soft-start Time	t <sub>SS</sub>			1.0		ms
Output Discharge Switch On Resistance	R <sub>DISCH</sub>			50		Ω
Thermal Shutdown Temperature	$T_{SD}$			150		${\mathcal C}$


**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**Note 2**: Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.


**Note 3**: The device is not guaranteed to function outside its operating conditions.




# **Typical Performance Characteristics**












Shutdown from Enable  $(V_{IN}=5.0V, V_{OUT}=1.8V, I_{OUT}=3.0A)$ 




Time (800µs/div)





**Short Circuit Protection** ( $V_{IN}$ =5.0V,  $V_{OUT}$ =1.8V, $I_{OUT}$ =0A ~ Short)




Time (2ms/div)






#### Output Ripple $(V_{IN}=5.0V, V_{OUT}=1.8V, I_{OUT}=3.0A)$



#### Load Transient $(V_{IN}=5.0V, V_{OUT}=1.8V, I_{OUT}=0.3 \sim 3.0A)$



Time (40µs/div)



## **Operation Principle**

SY8003C is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low  $R_{\rm DS(ON)}$  power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.


#### **Short Circuit Protection**

After soft start is over, if the output voltage falls below 40% of the regulation level, the frequency is folded back to about 30% of the nominal frequency and the current limit is folded back to 3.0A to prevent the inductor current from runaway and to reduce the power dissipation of the IC under short circuit conditions.

#### Feedback Resistor Dividers R1 and R2

Choose R1 and R2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R1 and R2. A value of between 10k and 1M is highly recommended for both resistors. If  $V_{\rm OUT}$  is 1.8V, R1=100k is chosen, then R2 can be calculated to be 50k:

$$R_2 = \frac{0.6V}{V_{OUT} - 0.6V} R_1(\Omega)$$
.



#### **Input Capacitor CIN**

This ripple current through input capacitor is calculated as:

$$I_{\text{CIN\_RMS}} = I_{\text{OUT}} \times \sqrt{D(1-D)}$$

This formula has a maximum at  $V_{\text{IN}} = 2V_{\text{OUT}}$  condition, where  $I_{\text{CIN\_RMS}} = I_{\text{OUT}}/2$ . This simple worst-case condition is commonly used for DC/DC design.

With the maximum load current at 3.0A, a typical X5R or a better grade ceramic capacitor with 6.3V rating and more than 1pcs  $22\,\mu\text{F}$  capacitor can handle this ripple current well. To minimize the potential noise problem, ceramic capacitor should really be placed

close to the IN and GND pins. Care should be taken to minimize the loop area formed by CIN, and IN/GND pins

#### **Output Capacitor Cout**

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 6.3V rating and greater than  $22\mu F$  capacitance.

#### **Output Inductor L**

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{\rm OUT}(1 - V_{\rm OUT}/V_{\rm IN,MAX})}{F_{\rm SW} \times I_{\rm OUT,MAX} \times 40\%}$$

Where  $F_{SW}$  is the switching frequency and  $I_{OUT,MAX}$  is the maximum load current.

The SY8003C regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT, \text{ min}} > I_{OUT, \text{ max}} + \frac{V_{OUT}(1\text{-}V_{OUT}/V_{IN, \text{max}})}{2 \cdot F_{SW} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m $\Omega$  to achieve a good overall efficiency.

#### **Enable Operation**

Pulling the EN pin low (<0.4V) will shut down the device. During shut down mode, the SY8003C shutdown current drops to lower than 0.1uA. Driving the EN pin high (>1.5V) will turn on the IC again.

#### **Load Transient Considerations**

The SY8003C regulator IC integrates the compensation components to achieve good stability and fast transient



responses. In some applications, adding a 22pF ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.

#### **Layout Design**

The layout design of SY8003C regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: C<sub>IN</sub>, L, R<sub>1</sub> and R<sub>2</sub>.

- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- C<sub>IN</sub> must be close to Pins IN and GND. The loop area formed by C<sub>IN</sub> and GND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- The components  $R_1$ ,  $R_2$ , and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.

If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down  $1M\Omega$  resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.





Figure 4. PCB Layout Suggestion

0.13-0.20 -





## DFN2×2-8 Package Outline

0.45-0.65









**Bottom View** 

**PCB Layout (Reference Only)** 


**Notes:** All dimension in millimeter;

All dimension don't include mold flash & metal burr.




# **Taping & Reel Specification**

### 1. DFN2×2



Feeding direction →

### 2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Reel width(mm)	Trailer length(mm)	Leader length (mm)	Qty per reel
DFN2×2	8	4	7''	8.4	400	160	3000

### 3. Others: NA



#### **IMPORTANT NOTICE**

- 1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.