

### General Description

The SY21299 high efficiency step-up regulator operates using current mode control over an input voltage range from 3V to 5.5V. It integrates an N-channel MOSFET with low 65mΩ  $R_{DS(ON)}$  to minimize conduction loss. A built-in internal soft-start circuitry minimizes inrush current at startup.

The device offers cycle-by-cycle overcurrent and thermal shutdown protections.

The SY21299 is available in a compact DFN3x3-10 package.

### Features

- 3V to 5.5V Input Range
- 30V Maximum Output Voltage
- 1 μA Shutdown Current (Typ.)
- 380 μA Quiescent Current (Typ.)
- Programmable Peak Current Limit
- Programmable Constant Off-Time
- Low  $R_{DS(ON)}$  for Internal 9A N-Channel MOSFET: 65mΩ
- Internal Soft-Start
- RoHS-Compliant and Halogen-Free
- Compact DFN3mm×3mm-10 Package

### Applications

- Industrial Control Systems
- Battery Powered Devices
- LED Drivers

### Typical Application




Figure 1. Typical Application Circuit




Figure 2. Efficiency vs. Output Current




**Ordering Information**

Ordering Part Number	Package type	Top Mark
SY21299DBC	DFN3x3-10 RoHS-Compliant and Halogen-Free	<b>GVxyz</b>

*x = year code, y = week code, z = lot number code*


**Pinout** (top view)



**Pin Description**

Pin Number	Pin Name	Pin Description
1, 2	NC	No connection
3	VCC	Power supply pin
4	ADJ	Connect a resistor to ground to program the $t_{off}$ time.
5	ISET	Connect a resistor to ground to program the current limit threshold of the internal MOSFET.
6	COMP	Compensation pin. Connect an RC network between this pin and ground to program the best transient response.
7	FB	Output Feedback Pin. The reference voltage is 1.25V. If the voltage on the FB pin is higher than the reference voltage by 5%, the OVP is triggered.
8	EN	Enable control pin. Connecting this pin to VCC with a 1kΩ resistor recommended for always on applications.
9,10	LX	Switching node. Connect this pin to the switching node of the inductor.
Exposed pad	GND	Ground pin. Connect to system GND.

## Block Diagram



## Absolute Maximum Ratings

Parameter (Note1)	Min	Max	Unit
LX	-0.3	36	V
All Other Pins	-0.3	5.5	
LX, 50ns Duration	39	GND-4	
Lead Temperature (Soldering, 10 sec.)		260	°C
Junction Temperature, Operating	-40	125	
Storage Temperature	-65	150	

## Thermal Information

Parameter (Note2)	Typ	Unit
$\theta_{JA}$ Junction-to-Ambient Thermal Resistance	38	°C/W
$\theta_{JC}$ Junction-to-Case Thermal Resistance	8	
$P_D$ Power Dissipation $T_A=25^\circ\text{C}$	2.6	W

## Recommended Operating Conditions

Parameter (Note3)	Min	Max	Unit
LX	0	30	V
EN, VCC	3	5.5	
Junction Temperature, Operating	-40	125	°C
Ambient Temperature	-40	85	

## Electrical Characteristics

( $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
V <sub>CC</sub> Input Voltage Range	V <sub>CC</sub>		3		5.5	V
V <sub>CC</sub> Rising UVLO Threshold	V <sub>UVLO,UP</sub>				3	V
V <sub>CC</sub> UVLO Hysteresis	V <sub>UVLO,HYS</sub>			0.4		V
Quiescent Current	I <sub>Q</sub>	V <sub>FB</sub> = 1.3V		380		μA
Shutdown Current	I <sub>S</sub>	V <sub>CC</sub> = 5V, V <sub>EN</sub> = 0V		1		μA
NFET R <sub>DS(ON)</sub>	R <sub>DS(ON)</sub>			65		mΩ
Maximum Peak Current Limit	I <sub>SM</sub>	R <sub>ISSET</sub> = 75kΩ	8	9		A
Off-Time	t <sub>OFF</sub>	R <sub>ADJ</sub> = 200kΩ	1.75	2.0	3.25	μs
EN Rising Threshold	V <sub>ENH</sub>		2.7			V
EN Falling Threshold	V <sub>ENL</sub>				0.8	V
Minimum On-Time	t <sub>ON,MIN</sub>			100		ns
Feedback Voltage	V <sub>FB</sub>		1.225	1.25	1.275	V
FB Input Current	I <sub>FB</sub>	V <sub>FB</sub> = 3V	-50		50	nA
Thermal Shutdown Temperature	T <sub>SD</sub>			150		°C
Thermal Shutdown Recovery Hysteresis	T <sub>HYS</sub>			15		°C







**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**Note 2:**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

**Note 3:** The device is not guaranteed to function outside its operating conditions.

## Typical Performance Characteristics

( $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 3.5\text{V}$ ,  $V_{OUT} = 9\text{V}$ ,  $L = 3.3\mu\text{H}$ ,  $C_{OUT} = 44\mu\text{F}$ , unless otherwise specified)





## Detailed Description

The SY21299 high efficiency step-up regulator operates using current mode control over an input voltage range from 3V to 5.5V. It integrates an N-channel MOSFET with low 65mΩ  $R_{DS(ON)}$  to minimize conduction loss. Built-in internal soft-start circuitry minimizes inrush current at startup.

### Operation

The SY21299 operates using constant off-time peak current control. The one-shot circuit or on-time generator, which determines how long to turn off the low side power switch, is fundamental to any constant on-time (COT) architecture. Each off-time ( $t_{OFF}$ ) is a programmable period that can be programmed by adjusting an external resistor.

The low side FET is turned on at the start of every switching cycle, and inductor current ramps up. After inductor current sampling voltage reaches the peak limit  $V_{COMP}$ , which is generated by FB, ref, and external components of COMP, an internal signal sets and the low side FET closes for a period of  $t_{OFF}$ . After remaining off for  $t_{OFF}$ , the low side FET turns on and starts a new period.




Figure 3. Constant On-Time Valley Current Control

### Enable Operation

Driving the EN pin high (>2.7V) enables normal operation. Driving the EN pin low (<0.8V) places the device in shutdown mode. During shutdown, the SY21299 current drops to less than 1μA.


## Application Information

The following paragraphs describe the selection process for the feedback resistors (R1 and R2), input capacitor  $C_{IN}$ , output capacitor  $C_{OUT}$ , output inductor L, and diode D.

### Feedback Resistor Divider R1 and R2

Choose R1 and R2 to program the proper output voltage. Choose large resistance values between 10kΩ and 1MΩ for both R1 and R2 to minimize power consumption under light loads. If R1 is chosen, R2 can be calculated as:

$$R2 = \frac{R1 \times 1.25V}{V_{OUT} - 1.25V}$$



### Current Limit Setting Resistor $R_{ISET}$

The current limit can be programmed by using an external resistor  $R_{ISET}$  connected to  $I_{SET}$  using the following equation:

$$R_{ISET} = \frac{680A}{I_{SM}} \times k\Omega$$

### Programmable Constant Off-Time

The off-time can be programmed by using an external resistor  $R_{ADJ}$  connected to ADJ pin using the following equation:

$$R_{ADJ} = \frac{t_{OFF}}{10ns} \times k\Omega$$

### Soft-start Circuit

The SY21299 has a built-in soft-start to control the rising slew rate of the output voltage and limit the input current surge during IC startup. For normal condition, the typical soft-start time is about 1ms. The higher output, larger capacitance and output current are used on the output, the soft-start time will proportionally increase.

### Input Capacitor $C_{IN}$ :

The ripple current through input capacitor  $C_{IN}$  is calculated as:

$$I_{CIN\_RMS} = \frac{(V_{OUT} - V_{IN}) \times t_{OFF}}{2\sqrt{3} \times L}$$

Place a X5R or better grade ceramic capacitor as close as possible to the L1 and GND pins. Minimize the loop area

formed by pins C<sub>IN</sub>, L1, and GND. A 10μF low ESR ceramic capacitor is recommended for most applications.

### V<sub>CC</sub> Capacitor C<sub>VCC</sub>:

The V<sub>CC</sub> capacitor must be close to the V<sub>CC</sub> and GND pins. Minimize the loop area formed by pins C<sub>VCC</sub>, and V<sub>CC</sub>/GND. A 2μF low ESR ceramic is recommended for most applications.

### Output Capacitor C<sub>OUT</sub>:

Select the output capacitor C<sub>OUT</sub> to handle the output ripple requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting the component. For the best performance, use two X5R or better grade ceramic capacitors with 35V rating, and capacitance greater than 10μF each.

### Boost Inductor L

Consider the following when choosing this inductor:

- Choose the inductance to provide a ripple current that is approximately 40% of the maximum output current. The recommended inductance is calculated as:

$$L = \frac{V_{IN}}{V_{OUT}} \times \frac{(V_{OUT} - V_{IN}) \times t_{OFF}}{I_{OUT,MAX} \times 40\%}$$

where t<sub>OFF</sub> is set by R<sub>ADJ</sub> and I<sub>OUT,MAX</sub> is the maximum load current.

The SY21299 can tolerate ripple current amplitude variations. As a result, the final choice of inductance can vary slightly from the calculated value with no significant performance impact.

- The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT,MIN} > \frac{V_{OUT}}{V_{IN}} \times I_{OUT,MAX} + \frac{V_{IN}(V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$

- The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. Choose an inductor with DCR less than 50mΩ to achieve good overall efficiency.

### Rectifier Diode

For high efficiency, choose a Schottky diode with low forward voltage drop and fast reverse recovery. The maximum current rating of the diode must be higher than the maximum input current, and the average current rating of the diode must be higher than the output current.



## Loop Compensation

The SY21299 operates using constant off-time peak current control. The current-mode control scheme has two feedback loops:

- The inner loop (current loop) does not require any external compensation components.
- The outer loop (voltage loop) is compensated using external components.

In most applications, a Type 2 or Type 2a compensation network can be used to stabilize the voltage loop, as shown in Figure 4. Type 2 is the most widely used, and it works well for power stages lagging down to -90 degrees and in cases where the output capacitor ESR voltage must be canceled. Type 2a is used where the output capacitor ESR effect can be ignored.




Figure 1. Compensation networks

Follow the steps below to calculate the value of external components for loop compensation.

1. Select the crossover frequency  $f_c$  of the closed loop.

For the tradeoff of stability and transient response of the system, the recommend crossover frequency is the minimum value of 1/5 of right-half-plane zero ( $f_{RHPZ}$ ) and 1/10 of the switching frequency. The system has a faster response at a higher crossover frequency.

$$f_{RHPZ} = \frac{(1-D_{MAX})^2 \times V_{OUT}}{2\pi \times L \times I_{OUT}}$$

2. Select an  $R_z$  value of the R-C series combination connected to the COMP pin.

$$R_z = \frac{V_{OUT}}{g_m \times G_{fc} \times V_{REF}}$$

where  $g_m$  is the error amplifier transconductance, which is typically  $270\mu S$ ;  $G_{fc}$  is the gain of the power stage at crossover frequency.

$$G_{fc} = \frac{(1-D_{MAX})}{2\pi \times f_c \times C_{OUT} \times R_i}$$

where  $R_i$  is the current sense gain, which is typically  $150m\Omega$ .

3. Select a  $C_z$  value of the R-C series combination connected to the COMP pin. The compensation zero decides phase margin at the crossover frequency. Place a compensation zero at or before the dominant pole of  $R_L$  and  $C_O$ .  $R_L$  is the load resistance, which equals  $V_{OUT}/I_{OUT}$ .

$$C_z = \frac{V_{OUT} \times C_{OUT}}{I_{OUT} \times R_z}$$

4. A high frequency pole is recommended to attenuate the high frequency noise. Place this pole to cancel the ESR zero of  $C_{OUT}$

$$C_p = \frac{R_{ESR} \times C_O}{R_z}$$

## Thermal protection

The SY21299 includes overtemperature protection circuitry to prevent overheating due to excessive power dissipation. This will shut down the device when the junction temperature exceeds  $150^\circ C$ . When the junction temperature cools down by approximately  $15^\circ C$ , the device will resume normal operation after a complete soft-start cycle. For continuous operation, provide adequate cooling so that the junction temperature does not exceed the thermal protection threshold.

## Overcurrent Protection

The SY21299 provides cycle-by-cycle peak current protection and turns off the main power MOSFET once the inductor current reaches the current limit threshold. During the overcurrent protection, the output voltage drops as a function of the load. As soon as the overload condition is removed, the converter resumes operation.

## Maximum Output Current Estimation

The maximum current that the converter can provide to the load depends on the output voltage / input voltage ratio and the programmed current limit.

Use the following equations to evaluate an approximate max current that the converter can deliver when driving the load.

$$D = 1 - V_{IN(MIN)} \times \frac{\eta}{V_{OUT}}$$


Estimate the maximum output current:

$$I_{MAXOUT} = \left( I_{L(MIN)} - \frac{\Delta I_L}{2} \right) \times \frac{\eta \times V_{IN(MIN)}}{V_{OUT}}$$

$$I_{MAXOUT} = \left( I_{LIM(MIN)} - \frac{\Delta I_L}{2} \right) \times (1-D)$$

Where:  $V_{IN(MIN)}$  is the minimum voltage at the boost input in the application,  $I_{L(MIN)}$  is the minimum programmed current limit,  $\Delta I_L$  is the current ripple and  $\eta$  is the efficiency, which can be substituted with a value of 0.8 for simplicity.

## Application Schematic



## Design Specifications

Input Voltage (V)	Output Voltage(V)	Input Current (A)
3-5	9	1

## BOM List

Reference Designator	Description	Part Number	Manufacturer
C1	220 $\mu$ F/50V (electronic capacitor)		
C3,C4	2.2 $\mu$ F/50V,1206,X7R	C3216X7R1H225K	TDK
C5,C6	22 $\mu$ F/25V,1206,X5R	C3216X5R1E226M	TDK
C7	1 $\mu$ F/25V,0603,X7R	C1608X7R1E105K	TDK
C8	100nF/50V,0603,X7R	C1608X7R1H104K	TDK
C9	22pF/50V,0603	C1608C0G1H220J	TDK
C10	1nF/50V,0603	C1608C0G1H102J	TDK
R1	100k $\Omega$ ,1%,0603		
R4	16.1k $\Omega$ ,1%,0603		
R5	1k $\Omega$ ,1%,0603		
R6	51k $\Omega$ ,1%,0603		
R7	49.9k $\Omega$ ,1%,0603		
R8	82k $\Omega$ ,1%,0603		
R9	1M $\Omega$ ,1%,0603		
R10	10 $\Omega$ ,1%,0603		
D1	40V 5A Schottky, SMB	SS54	
L1	3.3 $\mu$ H/10A	PCMB104T3R3MS	CYNTECCO.,LTD

## Recommended Components for Typical Applications

V <sub>out</sub> (V)	R1(k $\Omega$ )	R2(k $\Omega$ )	L( $\mu$ H)	C3
9	100	16.1	3.3	2 $\times$ 22 $\mu$ F/25V/X7R,1206

## Layout Design

To achieve optimal design, follow these PCB layout considerations:

- To achieve the best thermal and noise performance, maximize the PCB copper area connecting to the GND pin. A ground plane is highly recommended if cost allows.
- $C_{OUT}$  must be close to D1 and pins LX and GND. Minimize the loop area formed by  $C_{OUT}$ , and GND.

- To reduce the switching noise, minimize the PCB copper area connected to the LX pin.
- In order to reduce crosstalk, RFBH, RFBL, and the trace connected to the FB pin must not be adjacent to the LX net on the PCB layout.
- The VCC capacitor must be close to the VCC and GND pins






Figure 5. Suggested PCB Layout


**DFN3x3-10 Package Outline and PCB Layout**




**Top view**



**Bottom view**



**Side view**




**Recommended pad layout  
(reference only)**


**Note:** All dimensions are in millimeters and exclude mold flash and metal burr.

## Taping and Reel Specification

### DFN3x3 taping orientation



### Carrier tape and reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
DFN3x3	12	8	13"	400	400	5000

Others: NA

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Oct.12, 2023	Revision 1.0	Language improvements for clarity.
Nov.25, 2014	Revision 0.9	Initial Release

**IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

© 2023 Silergy Corp.

**All Rights Reserved.**